REMARKS

The Final Office Action mailed August 30, 2006 has been carefully considered. Applicants respectfully note that in the Response filed January 30, 2007, Applicants made the mistaken assumption that Bell was not prior art. Upon further examination of the priority date of that patent, Applicants now concede that Bell is in fact prior art. However, as explained below, Applicants continue to maintain the patentability of the invention over both Bell and Staszewski.

Rejection(s) Under 35 U.S.C. § 103 (a)

Claims 1-3 and 8 stand rejected under 35 U.S.C. § 103(a) as allegedly being unpatentable over Bell (U.S. pat. no. 6,876,239) in view of Staszewski et al. (U.S. pub. no. 2002/0033737; hereinafter, "Staszewski"). Applicants respectfully traverse.

In Bell, the COMMAND_SET signal which controls the multiplexer 130 changes only when it is desired to modify the working mode of the memory. Furthermore, after a change of the COMMAND_SET signal, several XCLK clock cycles are necessary for the delay-locked loop (DLL) to be clamped—that is, for the delay of each DELAY STAGE to be established. Unlike the DLL of Claim 1, the Bell DLL does not allow the delay of each DELAY STAGE to be quickly modified. The ability to make the delay of each DELAY STAGE quickly modifiable allows obtaining, at a DELAY STAGE output, a desired delay average value that can progressively change.

With respect to Staszewski, it will be appreciated that that patent relates to phase-locked loops (PLLs) and digitally-controlled oscillators (DCOs), not to delay-locked loops (DLLs). FIG. 15 in particular, to which the Office Action makes reference, relates to a DCO and the circuit therein is intended to solve spurious tones problems that are peculiar to DCOs. In FIG. 15, the shift register 1306 does not constitute a line of delay cells as claimed in Claim 1 of the present application, and the phase comparator 1504 does not receive the input signal of the delay chain. Moreover, the delay duration of a register in FIG. 15 is a function of the CKVD clock, and not of the signal output from the phase comparator.

Serial No. 10/518,649

Atty. Docket No. 034299-609

The presently claimed invention is not disclosed or suggested by Staszewski, and

provides various advantages, such as the ability to generate a delayed clock signal having a delay

that is easily and economically adjustable, and to generate a delayed clock signal which is devoid

of any frequency step or rough variation.

Conclusion

In view of the preceding discussion, Applicants respectfully urge that the claims of the

present application define patentable subject matter and should be passed to allowance.

If the Examiner believes that a telephone call would help advance prosecution of the

present invention, the Examiner is kindly invited to call the undersigned attorney at the number

below.

Please charge any additional required fees, including those necessary to obtain extensions

of time to render timely the filing of the instant Amendment and/or Reply to Office Action, or

credit any overpayment not otherwise credited, to our deposit account no. 50-1698.

Respectfully submitted,

THELEN REID BROWN RAYSMAN & STEINER LLP

Dated: 02/13/2007

Khaled Shami

Reg. No. 38,745

THELEN REID BROWN RAYSMAN & STEINER LLP

P.O. Box 640640

San Jose, CA 95164-0640

Tel. (408) 282-1855

Fax. (408) 287-8040

Page 6 of 6